Home
last modified time | relevance | path

Searched defs:region_size (Results 1 – 11 of 11) sorted by relevance

/Zephyr-Core-3.7.0/tests/application_development/code_relocation/
Dlinker_xtensa_qemu_sram2.ld26 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/soc/andestech/ae350/
Dlinker.ld63 #define MPU_ALIGN(region_size) \ argument
67 #define MPU_ALIGN(region_size) \ argument
72 #define MPU_ALIGN(region_size) . = ALIGN(4) argument
213 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/include/zephyr/arch/arc/v2/
Dlinker.ld42 #define MPU_ALIGN(region_size) \ argument
46 #define MPU_ALIGN(region_size) \ argument
51 #define MPU_ALIGN(region_size) . = ALIGN(4) argument
/Zephyr-Core-3.7.0/samples/boards/intel_adsp/code_relocation/
Dlinker_xtensa_intel_adsp_cavs.ld49 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/soc/ite/ec/it8xxx2/
Dlinker.ld56 #define MPU_ALIGN(region_size) \ argument
60 #define MPU_ALIGN(region_size) \ argument
65 #define MPU_ALIGN(region_size) . = ALIGN(4) argument
/Zephyr-Core-3.7.0/include/zephyr/arch/riscv/common/
Dlinker.ld92 #define MPU_ALIGN(region_size) \ argument
96 #define MPU_ALIGN(region_size) \ argument
101 #define MPU_ALIGN(region_size) . = ALIGN(4) argument
/Zephyr-Core-3.7.0/include/zephyr/arch/arm/cortex_a_r/scripts/
Dlinker.ld74 #define MPU_ALIGN(region_size) \ argument
78 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/soc/renesas/smartbond/da1469x/
Dsoc.c48 uint32_t region_size; in z_renesas_configure_cache() local
/Zephyr-Core-3.7.0/soc/infineon/cat1b/cyw20829/
Dlinker.ld77 #define MPU_ALIGN(region_size) \ argument
81 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/include/zephyr/arch/arm/cortex_m/scripts/
Dlinker.ld84 #define MPU_ALIGN(region_size) \ argument
88 #define MPU_ALIGN(region_size) \ argument
/Zephyr-Core-3.7.0/drivers/flash/
Dflash_npcx_fiu_nor.c64 size_t region_size) in is_within_region()