/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX6/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX4/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX3/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX3/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX1/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX2/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX2/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX1/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX4/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8DX5/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8UX6/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX5/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QX6/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8UX5/drivers/ |
D | fsl_clock.c | 208 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 241 volatile uint32_t *regBase; in CLOCK_ConfigLPCG() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/flash_ftmr/ |
D | fsl_flash.c | 1839 FTMRx_REG32_ACCESS_TYPE regBase; in FLASH_PflashSetPrefetchSpeculation() local 2139 FTMRx_REG32_ACCESS_TYPE regBase = (FTMRx_REG32_ACCESS_TYPE)&MCM0_CACHE_REG; in mcm_flash_cache_clear() local 2167 FTMRx_REG32_ACCESS_TYPE regBase = (FTMRx_REG32_ACCESS_TYPE)0; in fmc_flash_cache_clear() local 2197 FTMRx_REG32_ACCESS_TYPE regBase = (FTMRx_REG32_ACCESS_TYPE)0UL; in fmc_flash_prefetch_speculation_clear() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8QM6/drivers/ |
D | fsl_clock.c | 242 void CLOCK_SetLpcgGate(volatile uint32_t *regBase, bool swGate, bool hwGate, uint32_t bitsMask) in CLOCK_SetLpcgGate() 288 volatile uint32_t *regBase; in CLOCK_ConfigLPCGMapped() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/components/pca9420/ |
D | fsl_pca9420.c | 405 bool PCA9420_WriteRegs(pca9420_handle_t *handle, uint8_t regBase, uint8_t *val, uint32_t size) in PCA9420_WriteRegs() 414 bool PCA9420_ReadRegs(pca9420_handle_t *handle, uint8_t regBase, uint8_t *val, uint32_t size) in PCA9420_ReadRegs()
|
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX9352/drivers/ |
D | fsl_clock.c | 55 void CLOCK_Init(CCM_Type *regBase) in CLOCK_Init()
|
/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/llwu/ |
D | fsl_llwu.c | 30 volatile uint32_t *regBase; in LLWU_SetExternalWakeupPinMode() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/wdog32/ |
D | fsl_wdog32.c | 88 register WDOG_Type *regBase = base; in WDOG32_Init() local
|
/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/flash/ |
D | fsl_ftfx_cache.c | 391 FTFx_REG32_ACCESS_TYPE regBase; in mcm_flash_cache_clear() local
|