Home
last modified time | relevance | path

Searched defs:pllDiv5En (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1173/drivers/
Dfsl_clock.h1895 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1172/drivers/
Dfsl_clock.h1895 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1171/drivers/
Dfsl_clock.h1895 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1165/drivers/
Dfsl_clock.h1861 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1175/drivers/
Dfsl_clock.h1895 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1176/drivers/
Dfsl_clock.h1895 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1166/drivers/
Dfsl_clock.h1861 bool pllDiv5En; /*!< Enable Sys Pll1 divide-by-5 clock or not. */ member