| /Zephyr-Core-3.7.0/soc/nxp/rw/ |
| D | pinctrl_defs.h | 25 #define IOMUX_GET_SCTIMER_OUT_CLR_ENABLE(mux) ((mux) & 0x1) argument
26 #define IOMUX_GET_SCTIMER_OUT_CLR_OFFSET(mux) (((mux) >> 1) & 0x7) argument
27 #define IOMUX_GET_SCTIMER_IN_CLR_ENABLE(mux) (((mux) >> 4) & 0x1) argument
28 #define IOMUX_GET_SCTIMER_IN_CLR_OFFSET(mux) (((mux) >> 5) & 0x7) argument
29 #define IOMUX_GET_CTIMER_CLR_ENABLE(mux) (((mux) >> 8) & 0x1ULL) argument
30 #define IOMUX_GET_CTIMER_CLR_OFFSET(mux) (((mux) >> 9) & 0xFULL) argument
31 #define IOMUX_GET_FSEL_CLR_MASK(mux) (((mux) >> 13) & 0xFFFFFFFFULL) argument
32 #define IOMUX_GET_FLEXCOMM_CLR_MASK(mux) \ argument
34 #define IOMUX_GET_FLEXCOMM_CLR_IDX(mux) \ argument
40 #define IOMUX_GET_GPIO_IDX(mux) ((mux) & 0x7F) argument
[all …]
|
| /Zephyr-Core-3.7.0/drivers/pinctrl/ |
| D | pinctrl_rv32m1.c | 24 #define PIN(mux) (((mux) & 0xFC00000) >> 22) argument
25 #define PORT(mux) (((mux) & 0xF0000000) >> 28) argument
26 #define PINCFG(mux) ((mux) & Z_PINCTRL_RV32M1_PCR_MASK) argument
38 uint16_t mux = PINCFG(pins[i]); in pinctrl_configure_pins() local
|
| D | pinctrl_kinetis.c | 33 #define PIN(mux) (((mux) & 0xFC00000) >> 22) argument
34 #define PORT(mux) (((mux) & 0xF0000000) >> 28) argument
35 #define PINCFG(mux) ((mux) & Z_PINCTRL_KINETIS_PCR_MASK) argument
48 uint16_t mux = PINCFG(pins[i]); in pinctrl_configure_pins() local
|
| D | pinctrl_lpc_iocon.c | 14 #define OFFSET(mux) (((mux) & 0xFFF00000) >> 20) argument
15 #define TYPE(mux) (((mux) & 0xC0000) >> 18) argument
|
| D | pinctrl_stm32.c | 226 uint32_t pin, mux; in pinctrl_configure_pins() local
|
| /Zephyr-Core-3.7.0/include/zephyr/dt-bindings/pinctrl/ |
| D | rv32m1-pinctrl.h | 17 #define RV32M1_MUX(port, pin, mux) \ argument
|
| D | ti-cc32xx-pinctrl.h | 44 #define TI_CC32XX_PINMUX(pin, mux) \ argument
|
| D | lpc11u6x-pinctrl.h | 106 #define IOCON_MUX(offset, type, mux) \ argument
|
| /Zephyr-Core-3.7.0/boards/digilent/arty_a7/ |
| D | board.c | 22 struct gpio_dt_spec mux = GPIO_DT_SPEC_GET(DAPLINK_QSPI_MUX_NODE, mux_gpios); in board_daplink_qspi_mux_select() local
|
| /Zephyr-Core-3.7.0/soc/nxp/imx/imx8/adsp/ |
| D | pinctrl_soc.h | 19 uint32_t mux; member
|
| /Zephyr-Core-3.7.0/soc/nxp/imx/imx8x/adsp/ |
| D | pinctrl_soc.h | 19 uint32_t mux; member
|
| /Zephyr-Core-3.7.0/tests/kernel/device/src/ |
| D | main.c | 102 const struct device *mux; in ZTEST_USER() local
120 const struct device *mux; in ZTEST_USER() local
141 const struct device *mux; in ZTEST_USER() local
|
| /Zephyr-Core-3.7.0/drivers/clock_control/ |
| D | clock_control_mcux_ccm_rev2.c | 149 uint32_t mux = CLOCK_GetRootClockMux(clock_root); in mcux_ccm_get_subsys_rate() local
|
| D | clock_control_mcux_ccm.c | 308 uint32_t mux = CLOCK_GetRootMux(kCLOCK_RootGpt1); in mcux_ccm_get_subsys_rate() local
|
| /Zephyr-Core-3.7.0/soc/nxp/imxrt/imxrt10xx/ |
| D | lpm_rt1064.c | 55 static void clock_set_mux(clock_mux_t mux, uint32_t value) in clock_set_mux()
|
| /Zephyr-Core-3.7.0/drivers/adc/ |
| D | adc_ads1x1x.c | 599 #define ADS1X1X_INIT(t, n, odr_delay_us, res, mux, pgab) \ argument
|
| D | adc_max1125x.c | 779 #define MAX1125X_INIT(t, n, odr_delay_us, res, mux, pgab) \ argument
|
