Home
last modified time | relevance | path

Searched defs:_reg (Results 1 – 18 of 18) sorted by relevance

/trusted-firmware-a-latest/include/arch/aarch32/
Dasm_macros.S19 #define TLB_INVALIDATE(_reg, _coproc) \ argument
24 #define TLB_INVALIDATE(_reg, _coproc) \ argument
/trusted-firmware-a-latest/plat/xilinx/common/include/
Dplat_common.h12 #define FIELD_GET(_mask, _reg) \ argument
/trusted-firmware-a-latest/include/drivers/cadence/
Dcdns_nand.h116 #define CNF_CMDREG(_reg) (CNF_CMDREG_REG_BASE \ argument
143 #define CNF_CTRLCFG(_reg) (CNF_CTRLCFG_REG_BASE \ argument
157 #define CNF_DI(_reg) (CNF_DI_REG_BASE \ argument
176 #define CNF_CTRLPARAM(_reg) (CNF_CTRLPARAM_REG_BASE \ argument
188 #define CNF_PROT(_reg) (CNF_PROT_REG_BASE \ argument
228 #define CNF_MINICTRL(_reg) (CNF_MINICTRL_REG_BASE \ argument
Dcdns_combo_phy.h142 #define CP_DLL(_reg) (CP_DLL_REG_BASE \ argument
157 #define CP_CTB(_reg) (CP_CTB_REG_BASE \ argument
205 #define SDMMC_CDN(_reg) (SDMMC_CDN_REG_BASE + \ argument
Dcdns_sdmmc.h280 #define SDMMC_CDN(_reg) (SDMMC_CDN_REG_BASE + \ argument
/trusted-firmware-a-latest/plat/intel/soc/common/include/
Dsocfpga_system_manager.h33 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
Dsocfpga_noc.h21 #define SOCFPGA_L4_PER_SCR(_reg) (SOCFPGA_L4_PER_SCR_REG_BASE \ argument
24 #define SOCFPGA_L4_SYS_SCR(_reg) (SOCFPGA_L4_SYS_SCR_REG_BASE \ argument
Dsocfpga_f2sdram_manager.h45 #define SOCFPGA_F2SDRAMMGR(_reg) (SOCFPGA_F2SDRAMMGR_REG_BASE \ argument
Dsocfpga_reset_manager.h230 #define SOCFPGA_RSTMGR(_reg) (SOCFPGA_RSTMGR_REG_BASE + (SOCFPGA_RSTMGR_##_reg)) argument
231 #define RSTMGR_FIELD(_reg, _field) (RSTMGR_##_reg##MODRST_##_field) argument
/trusted-firmware-a-latest/plat/intel/soc/agilex5/include/
Dagilex5_power_manager.h72 #define AGX5_PWRMGR(_reg) (AGX5_PWRMGR_BASE + \ argument
Dagilex5_memory_controller.h172 #define SOCFPGA_MEMCTRL(_reg) (SOCFPGA_MEMCTRL_REG_BASE \ argument
Dagilex5_system_manager.h190 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
Dagilex5_pinmux.h197 #define SOCFPGA_PINMUX(_reg) (SOCFPGA_PINMUX_REG_BASE \ argument
/trusted-firmware-a-latest/plat/intel/soc/agilex/include/
Dagilex_memory_controller.h171 #define SOCFPGA_MEMCTRL(_reg) (SOCFPGA_MEMCTRL_REG_BASE \ argument
Dagilex_system_manager.h186 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
/trusted-firmware-a-latest/plat/intel/soc/n5x/include/
Dn5x_system_manager.h189 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
/trusted-firmware-a-latest/plat/intel/soc/stratix10/include/
Ds10_system_manager.h186 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
/trusted-firmware-a-latest/drivers/st/clk/
Dclk-stm32mp13.c1239 #define CLK_PLL_CFG(_idx, _clk_id, _type, _reg)\ argument
1612 #define CLK_PLL_CFG(_idx, _clk_id, _type, _reg)\ argument