Home
last modified time | relevance | path

Searched defs:XCHAL_MPU_ALIGN_BITS (Results 1 – 8 of 8) sorted by relevance

/hal_xtensa-3.5.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h601 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h601 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h601 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h624 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h637 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h695 #define XCHAL_MPU_ALIGN_BITS 0 macro
/hal_xtensa-3.5.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h718 #define XCHAL_MPU_ALIGN_BITS 12 macro
/hal_xtensa-3.5.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h805 #define XCHAL_MPU_ALIGN_BITS 0 macro