Home
last modified time | relevance | path

Searched defs:XCHAL_INTLEVEL5_ANDBELOW_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_xtensa-3.7.0/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h255 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x003FBFFF macro
/hal_xtensa-3.7.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h357 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x000FFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h357 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x000FFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h357 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x000FFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h380 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x000FFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h345 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0xFFFFFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h376 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x003FBFFF macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h345 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0xFFFFFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h471 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x000001FF macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h372 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0xFFFFFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h443 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x01FFFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h472 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0xFFFFFFFF macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h486 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0xFFFFFFFF macro