Home
last modified time | relevance | path

Searched defs:XCHAL_HAVE_XLT_CACHEATTR (Results 1 – 12 of 12) sorted by relevance

/sof-2.7.6/src/platform/baytrail/include/arch/xtensa/config/
Dcore-isa.h478 #define XCHAL_HAVE_XLT_CACHEATTR 1 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/amd/renoir/include/arch/xtensa/config/
Dcore-isa.h520 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/suecreek/include/arch/xtensa/config/
Dcore-isa.h580 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/cannonlake/include/arch/xtensa/config/
Dcore-isa.h580 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/haswell/include/arch/xtensa/config/
Dcore-isa-hsw.h588 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
Dcore-isa-bdw.h588 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/icelake/include/arch/xtensa/config/
Dcore-isa.h580 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/apollolake/include/arch/xtensa/config/
Dcore-isa.h580 #define XCHAL_HAVE_XLT_CACHEATTR 1 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/tigerlake/include/arch/xtensa/config/
Dcore-isa.h603 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/imx8m/include/arch/xtensa/config/
Dcore-isa.h612 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/imx8/include/arch/xtensa/config/
Dcore-isa.h614 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro
/sof-2.7.6/src/platform/imx8ulp/include/arch/xtensa/config/
Dcore-isa.h645 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */ macro