Home
last modified time | relevance | path

Searched defs:XCHAL_HAVE_LOOPS (Results 1 – 13 of 13) sorted by relevance

/hal_xtensa-3.7.0/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 0 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h58 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h56 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */ macro