Home
last modified time | relevance | path

Searched defs:XCHAL_DCACHE_IS_WRITEBACK (Results 1 – 7 of 7) sorted by relevance

/hal_xtensa-2.7.6/zephyr/soc/intel_cavs_18/xtensa/config/
Dcore-isa.h247 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/intel_cavs_20/xtensa/config/
Dcore-isa.h247 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h247 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/nxp_imx8/xtensa/config/
Dcore-isa.h220 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h240 #define XCHAL_DCACHE_IS_WRITEBACK 0 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/intel_cavs_25/xtensa/config/
Dcore-isa.h247 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro
/hal_xtensa-2.7.6/zephyr/soc/intel_s1000/xtensa/config/
Dcore-isa.h274 #define XCHAL_DCACHE_IS_WRITEBACK 1 /* writeback feature */ macro