Home
last modified time | relevance | path

Searched defs:XCHAL_CA_WRITETHRU (Results 1 – 11 of 11) sorted by relevance

/hal_xtensa-3.5.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-matmap.h64 #define XCHAL_CA_WRITETHRU (XTHAL_MEM_WRITETHRU | XTHAL_AR_RWXrwx) macro
/hal_xtensa-3.5.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-matmap.h120 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/nxp_imx8/xtensa/config/
Dcore-matmap.h115 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-matmap.h115 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-matmap.h120 #define XCHAL_CA_WRITETHRU 1 /* cache enabled (write-through) mode */ macro
/hal_xtensa-3.5.0/zephyr/soc/dc233c/xtensa/config/
Dcore-matmap.h114 #define XCHAL_CA_WRITETHRU 11 /* cache enabled (write-through) mode */ macro