Home
last modified time | relevance | path

Searched defs:USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (Results 1 – 25 of 72) sorted by relevance

123

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_USDHC.h1431 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h34469 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
DMIMXRT685S_cm33.h45763 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h37529 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h37528 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h45763 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h49206 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
DMIMXRT595S_cm33.h60243 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h44499 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h44482 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h47828 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h46602 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h58616 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h60242 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h50868 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h49230 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h51238 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h53424 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h53280 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h55121 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h55119 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h55121 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h55132 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
DMIMX8MN6_cm7.h55119 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h55121 #define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U) macro

123