Home
last modified time | relevance | path

Searched defs:USDHC_MIX_CTRL_NIBBLE_POS_MASK (Results 1 – 25 of 118) sorted by relevance

12345

/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_USDHC.h1002 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm4.h24381 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
DK32L3A60_cm0plus.h24491 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h33178 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
DMIMXRT685S_cm33.h44134 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h40521 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h40522 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h44134 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h48835 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
DMIMXRT595S_cm33.h59880 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h43213 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h43234 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h45333 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h46297 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h49599 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h49707 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h59879 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h58253 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h47688 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h54593 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h54591 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h54591 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h54593 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h51818 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h54593 #define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U) macro

12345