Home
last modified time | relevance | path

Searched defs:USDHC_HOST_CTRL_CAP_VS18_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h22631 #define USDHC_HOST_CTRL_CAP_VS18_MASK (0x4000000U) macro
DRV32M1_zero_riscy.h23459 #define USDHC_HOST_CTRL_CAP_VS18_MASK (0x4000000U) macro