/hal_nxp-3.7.0/s32/drivers/s32ze/BaseNXP/header/ |
D | S32Z2_USDHC.h | 889 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT685S/ |
D | MIMXRT685S_dsp.h | 32999 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
D | MIMXRT685S_cm33.h | 43951 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U3/ |
D | MCIMX7U3_cm4.h | 36883 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U5/ |
D | MCIMX7U5_cm4.h | 36884 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT633S/ |
D | MIMXRT633S.h | 43951 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT595S/ |
D | MIMXRT595S_dsp.h | 48654 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
D | MIMXRT595S_cm33.h | 59691 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 43070 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 43049 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1041/ |
D | MIMXRT1041.h | 46131 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 45153 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1061/ |
D | MIMXRT1061.h | 47522 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 49419 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT555S/ |
D | MIMXRT555S.h | 59690 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1042/ |
D | MIMXRT1042.h | 49541 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT533S/ |
D | MIMXRT533S.h | 58064 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1062/ |
D | MIMXRT1062.h | 51716 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/ |
D | MIMX8MN1_cm7.h | 54407 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/ |
D | MIMX8MN2_cm7.h | 54405 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/ |
D | MIMX8MN3_cm7.h | 54407 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/ |
D | MIMX8MN6_ca53.h | 54418 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
D | MIMX8MN6_cm7.h | 54405 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/ |
D | MIMX8MN4_cm7.h | 54405 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/ |
D | MIMX8MN5_cm7.h | 54407 #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) macro
|