Home
last modified time | relevance | path

Searched defs:TR_IN_SEL1 (Results 1 – 4 of 4) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_tcpwm_v2.h60 …__IOM uint32_t TR_IN_SEL1; /*!< 0x00000048 Counter input trigger selection regi… member
/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_tcpwm_v2.h60 …__IOM uint32_t TR_IN_SEL1; /*!< 0x00000048 Counter input trigger selection regi… member
/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/ip/
Dcyip_tcpwm_v2.h60 …__IOM uint32_t TR_IN_SEL1; /*!< 0x00000048 Counter input trigger selection regi… member
Dcyip_tcpwm_v3.h66 …__IOM uint32_t TR_IN_SEL1; /*!< 0x00000048 Counter input trigger selection regi… member