Home
last modified time | relevance | path

Searched defs:TRNG_MCTL_OSC_DIV_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h19984 #define TRNG_MCTL_OSC_DIV_MASK (0xCU) macro
DRV32M1_zero_riscy.h20812 #define TRNG_MCTL_OSC_DIV_MASK (0xCU) macro