Home
last modified time | relevance | path

Searched defs:SystemCoreClock (Results 1 – 7 of 7) sorted by relevance

/hal_infineon-3.7.0/XMCLib/devices/XMC4800/Source/
Dsystem_XMC4800.c363 uint32_t SystemCoreClock __attribute__((at(0x2003FFC0))); variable
366 uint32_t SystemCoreClock __attribute__((at(0x2002CFC0))); variable
369 uint32_t SystemCoreClock __attribute__((at(0x2001FFC0))); variable
376 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2003FFC0"))); variable
379 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2002CFC0"))); variable
382 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2001FFC0"))); variable
391 __no_init uint32_t SystemCoreClock; variable
400 uint32_t SystemCoreClock __attribute__((section(".no_init"))); variable
/hal_infineon-3.7.0/XMCLib/devices/XMC4700/Source/
Dsystem_XMC4700.c321 uint32_t SystemCoreClock __attribute__((at(0x2003FFC0))); variable
324 uint32_t SystemCoreClock __attribute__((at(0x2002CFC0))); variable
331 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2003FFC0"))); variable
334 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2002CFC0"))); variable
342 __no_init uint32_t SystemCoreClock; variable
350 uint32_t SystemCoreClock __attribute__((section(".noinit"))); variable
/hal_infineon-3.7.0/XMCLib/devices/XMC4500/Source/
Dsystem_XMC4500.c290 uint32_t SystemCoreClock __attribute__((at(0x2000FFC0))); variable
293 uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2000FFC0"))); variable
296 __no_init uint32_t SystemCoreClock; variable
299 uint32_t SystemCoreClock __attribute__((section(".no_init"))); variable
/hal_infineon-3.7.0/mtb-template-cat1/files/templates/cat1c/COMPONENT_MTB/COMPONENT_CM7/
Dsystem_cm7.c57 CY_NOINIT uint32_t SystemCoreClock ; variable
/hal_infineon-3.7.0/mtb-template-cat1/files/templates/cat1a/COMPONENT_MTB/COMPONENT_CM4/
Dsystem_psoc6_cm4.c61 uint32_t SystemCoreClock = CY_CLK_SYSTEM_FREQ_HZ_DEFAULT; variable
/hal_infineon-3.7.0/mtb-template-cat1/files/templates/cat1a/COMPONENT_MTB/COMPONENT_CM0P/
Dsystem_psoc6_cm0plus.c77 uint32_t SystemCoreClock = CY_CLK_SYSTEM_FREQ_HZ_DEFAULT; variable
/hal_infineon-3.7.0/mtb-template-cat1/files/templates/cat1c/COMPONENT_MTB/COMPONENT_CM0P/
Dsystem_cm0plus.c82 CY_NOINIT uint32_t SystemCoreClock ; variable