Searched defs:Size (Results 1 – 10 of 10) sorted by relevance
| /hal_nxp-latest/s32/drivers/s32k3/Fls/include/ |
| D | Qspi_Ip_HwAccess.h | 555 uint16 Size, in Qspi_Ip_SetAhbBuf0()
568 uint16 Size, in Qspi_Ip_SetAhbBuf1()
581 uint16 Size, in Qspi_Ip_SetAhbBuf2()
594 uint16 Size, in Qspi_Ip_SetAhbBuf3()
|
| D | Qspi_Ip_Controller.h | 103 #define Qspi_Ip_WriteLuts(Instance, StartLutRegister, Data, Size) \ argument
|
| /hal_nxp-latest/s32/drivers/s32ze/Mem_EXFLS/include/ |
| D | Qspi_Ip_HwAccess.h | 852 uint16 Size, in Qspi_Ip_SetAhbBuf0()
865 uint16 Size, in Qspi_Ip_SetAhbBuf1()
878 uint16 Size, in Qspi_Ip_SetAhbBuf2()
891 uint16 Size, in Qspi_Ip_SetAhbBuf3()
|
| D | Qspi_Ip_Controller.h | 102 #define Qspi_Ip_WriteLuts(Instance, StartLutRegister, Data, Size) \ argument
|
| /hal_nxp-latest/mcux/mcux-sdk/CMSIS/Core/Include/ |
| D | mpu_armv7.h | 103 #define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) … argument
123 …, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ argument
|
| /hal_nxp-latest/mcux/mcux-sdk/CMSIS/Include/ |
| D | mpu_armv7.h | 103 #define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) … argument
123 …, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ argument
|
| /hal_nxp-latest/s32/drivers/s32k3/Fls/src/ |
| D | Qspi_Ip_Controller.c | 1221 uint8 Size in Qspi_Ip_WriteLuts_Privileged()
|
| /hal_nxp-latest/s32/drivers/s32ze/Mem_EXFLS/src/ |
| D | Qspi_Ip_Controller.c | 1456 uint8 Size in Qspi_Ip_WriteLuts_Privileged()
|
| /hal_nxp-latest/s32/drivers/s32k3/Eth_GMAC/src/ |
| D | Gmac_Ip.c | 333 static uint32 Gmac_Ip_ComputeCRC32(const uint8 *Mac, uint8 Size) in Gmac_Ip_ComputeCRC32()
|
| /hal_nxp-latest/s32/drivers/s32ze/Eth_NETC/src/ |
| D | Netc_Eth_Ip.c | 1749 …ne void Netc_Eth_Ip_ClearVsiToPsiMsgBuff(Netc_Eth_Ip_VsiToPsiMsgType *MsgCommandConfig, uint8 Size) in Netc_Eth_Ip_ClearVsiToPsiMsgBuff()
|
