Home
last modified time | relevance | path

Searched defs:SYSMGR_ECC_DDR0_MASK (Results 1 – 5 of 5) sorted by relevance

/trusted-firmware-a-latest/plat/intel/soc/common/include/
Dsocfpga_system_manager.h28 #define SYSMGR_ECC_DDR0_MASK BIT(16) macro
/trusted-firmware-a-latest/plat/intel/soc/n5x/include/
Dn5x_system_manager.h181 #define SYSMGR_ECC_DDR0_MASK BIT(16) macro
/trusted-firmware-a-latest/plat/intel/soc/stratix10/include/
Ds10_system_manager.h177 #define SYSMGR_ECC_DDR0_MASK BIT(16) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex/include/
Dagilex_system_manager.h178 #define SYSMGR_ECC_DDR0_MASK BIT(16) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex5/include/
Dagilex5_system_manager.h181 #define SYSMGR_ECC_DDR0_MASK BIT(16) macro