Home
last modified time | relevance | path

Searched defs:STAT_CLR (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h11714 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
36838 __IO uint32_t STAT_CLR; /**< Status Register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h13052 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
39303 __IO uint32_t STAT_CLR; /**< Status Register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h13000 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
39229 __IO uint32_t STAT_CLR; /**< Status Register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h6648 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h7388 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h10042 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h10024 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h9595 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h10784 __IO uint32_t STAT_CLR; /**< DCP status register, offset: 0x18 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
DMIMXRT1176_cm7.h80337 __IO uint32_t STAT_CLR; /**< Status Register, offset: 0x18 */ member
DMIMXRT1176_cm4.h81268 __IO uint32_t STAT_CLR; /**< Status Register, offset: 0x18 */ member