Home
last modified time | relevance | path

Searched defs:SAADC_CH_CONFIG_RESP_VDD1_2 (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf52805_bitfields.h6857 #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */ macro
Dnrf52810_bitfields.h7865 #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */ macro
Dnrf52811_bitfields.h8570 #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */ macro
Dnrf9160_bitfields.h11028 #define SAADC_CH_CONFIG_RESP_VDD1_2 (0x3UL) /*!< Set input at VDD_GPIO/2 */ macro
Dnrf52_bitfields.h11309 #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */ macro
Dnrf9120_bitfields.h11105 #define SAADC_CH_CONFIG_RESP_VDD1_2 (0x3UL) /*!< Set input at VDD_GPIO/2 */ macro
Dnrf52833_bitfields.h12001 #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */ macro
Dnrf52840_bitfields.h13999 #define SAADC_CH_CONFIG_RESP_VDD1_2 (0x3UL) /*!< Set input at VDD/2 */ macro
Dnrf5340_application_bitfields.h14092 #define SAADC_CH_CONFIG_RESP_VDD1_2 (0x3UL) /*!< Set input at VDD/2 */ macro