Home
last modified time | relevance | path

Searched defs:RAM1_MEM_SIZE (Results 1 – 25 of 183) sorted by relevance

12345678

/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b810f1024gl112.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024gl120.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024gm64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024gq100.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024gq64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024il112.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024il120.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024im64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024iq100.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b810f1024iq64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512gl112.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512gl120.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512gm64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512gq100.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512gq64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512il112.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512il120.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512im64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512iq100.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b830f512iq64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b410f1024iq64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b430f512gl112.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b430f512gl120.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b430f512gm64.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro
Defm32gg12b430f512gq100.h175 #define RAM1_MEM_SIZE (0x10000UL) /**< RAM1 available address space */ macro

12345678