Home
last modified time | relevance | path

Searched defs:PSCCTL0_SENS_SET (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h13231 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14852 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT758S_hifi1.h13195 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14816 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT758S_cm33_core0.h22005 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
23626 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT758S_ezhv.h22727 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
24329 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h13195 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14816 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT735S_cm33_core1.h13231 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14852 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT735S_ezhv.h22727 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
24329 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT735S_cm33_core0.h22005 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
23626 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h13195 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14816 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT798S_cm33_core1.h13231 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
14852 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT798S_hifi4.h21944 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
23565 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT798S_cm33_core0.h22005 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
23626 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member
DMIMXRT798S_ezhv.h22727 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Peripheral Clock Control 0 Set, o… member
24329 …__IO uint32_t PSCCTL0_SENS_SET; /**< VDD1_SENSE Media Peripheral Clock Control 0 … member