Home
last modified time | relevance | path

Searched defs:PSCCR (Results 1 – 25 of 39) sorted by relevance

12

/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_LMEM64.h78 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h14779 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h14773 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK28FA15/
DMK28FA15.h14220 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK27FA15/
DMK27FA15.h14218 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h38386 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h38386 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h38386 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h38386 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h38386 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h25439 …__IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h52565 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h52042 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h29485 …__IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h55950 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h56470 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h40535 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm4.h67140 …__IO uint32_t PSCCR; /**< PS bus Cache control register, offset: 0x800… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/
DMIMX8QX2_cm4.h72240 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/
DMIMX8QX1_cm4.h72240 __IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */ member

12