Home
last modified time | relevance | path

Searched defs:PMU_REG_1P1_ENABLE_ILIMIT_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h22890 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h25581 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h29768 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h29751 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h32396 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h30811 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h33518 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h33141 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h34247 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h35776 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h35770 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U) macro
/hal_nxp-3.5.0/imx/devices/MCIMX6X/
DMCIMX6X_M4.h28644 #define PMU_REG_1P1_ENABLE_ILIMIT_MASK 0x4u macro