Searched defs:PLL0PFDCFG (Results 1 – 11 of 11) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/ |
| D | MIMX8UD7_dsp1.h | 5077 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8UD7_dsp0.h | 5160 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8UD7_cm33.h | 5507 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD3/ |
| D | MIMX8UD3_cm33.h | 5507 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8UD3_dsp0.h | 5160 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/ |
| D | MIMX8UD5_cm33.h | 5507 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8UD5_dsp0.h | 5160 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/ |
| D | MIMX8US5_dsp0.h | 5160 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8US5_cm33.h | 5507 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US3/ |
| D | MIMX8US3_dsp0.h | 5160 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
| D | MIMX8US3_cm33.h | 5507 …__IO uint32_t PLL0PFDCFG; /**< PLL0 Configuration Register, offset: 0x514 */ member
|
