Home
last modified time | relevance | path

Searched defs:PLL0CFG (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/
DMIMX8UD7_dsp1.h5076 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8UD7_dsp0.h5159 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8UD7_cm33.h5506 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD3/
DMIMX8UD3_cm33.h5506 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8UD3_dsp0.h5159 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/
DMIMX8UD5_cm33.h5506 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8UD5_dsp0.h5159 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/
DMIMX8US5_dsp0.h5159 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8US5_cm33.h5506 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US3/
DMIMX8US3_dsp0.h5159 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member
DMIMX8US3_cm33.h5506 __IO uint32_t PLL0CFG; /**< PLL0 Register Enable, offset: 0x510 */ member