Home
last modified time | relevance | path

Searched defs:MFCR (Results 1 – 25 of 70) sorted by relevance

123

/hal_nxp-3.6.0/s32/drivers/s32k1/BaseNXP/header/
DS32K146_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K144W_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K144_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K116_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K118_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K142W_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K142_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DS32K148_LPI2C.h91 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_LPI2C.h91 __IO uint32_t MFCR; /**< Master FIFO Control, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h3531 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h3530 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h6358 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h3529 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h6360 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h6362 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h6092 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h6090 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h8538 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16F16/
DMKE16F16.h9537 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE18F16/
DMKE18F16.h9542 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h7406 __IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h7406 __IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm0plus.h9179 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
DK32L3A60_cm4.h9814 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h12004 …__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */ member

123