Home
last modified time | relevance | path

Searched defs:MEMCTRL (Results 1 – 25 of 25) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h10032 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h10824 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h13466 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h14925 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h14925 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h15717 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h14172 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h15231 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h15717 __IO uint32_t MEMCTRL; /**< Memory Control register, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h12965 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h12965 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
DLPC55S66_cm33_core0.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core0.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
DLPC55S69_cm33_core1.h10201 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h13403 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h13402 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h14937 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h14937 …__IO uint32_t MEMCTRL; /**< Setup Master to access memory (if available)… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h17626 __IO uint32_t MEMCTRL; /**< Memory Control, offset: 0x10 */ member
DMIMXRT595S_cm33.h24310 __IO uint32_t MEMCTRL; /**< Memory Control, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h24306 __IO uint32_t MEMCTRL; /**< Memory Control, offset: 0x10 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h24309 __IO uint32_t MEMCTRL; /**< Memory Control, offset: 0x10 */ member