Searched defs:MCCR0 (Results 1 – 14 of 14) sorted by relevance
/hal_nxp-2.7.6/mcux/devices/MKE16F16/ |
D | MKE16F16.h | 8194 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MKE18F16/ |
D | MKE18F16.h | 8199 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MKE14F16/ |
D | MKE14F16.h | 7390 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/ |
D | MIMXRT1011.h | 15599 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/ |
D | MIMXRT1015.h | 18290 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 24942 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 24924 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 22853 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 28507 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/ |
D | MIMXRT1061.h | 24456 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/ |
D | MIMXRT1062.h | 30282 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/ |
D | MIMXRT1064.h | 30208 …__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offse… member
|
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/ |
D | MIMXRT1176_cm7.h | 69177 …__IO uint32_t MCCR0; /**< Master Clock Configuration 0, offset: 0x48 */ member
|
D | MIMXRT1176_cm4.h | 69590 …__IO uint32_t MCCR0; /**< Master Clock Configuration 0, offset: 0x48 */ member
|