Home
last modified time | relevance | path

Searched defs:LPCMP_RRCR1_RR_CH0EN_SHIFT (Results 1 – 21 of 21) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_LPCMP.h358 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h17139 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h17139 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h17139 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h17139 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h23355 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h23355 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h23355 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h23359 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h23359 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h23359 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h36572 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h36542 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h46763 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
DMCXN546_cm33_core1.h46763 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h46763 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
DMCXN547_cm33_core1.h46763 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h47220 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
DMCXN947_cm33_core0.h47220 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h47220 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro
DMCXN946_cm33_core1.h47220 #define LPCMP_RRCR1_RR_CH0EN_SHIFT (0U) macro