Home
last modified time | relevance | path

Searched defs:IPTXFCR (Results 1 – 25 of 74) sorted by relevance

123

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h7266 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
DMIMXRT685S_cm33.h13368 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h13524 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h13368 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h16123 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h13004 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
DMIMXRT595S_cm33.h19602 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h12320 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h12320 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h19569 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h19585 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h20537 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h21869 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h19601 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h21871 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h21322 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h22247 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h19598 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h17121 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h26869 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h26871 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h26871 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h26869 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h26871 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h26897 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member

123