Home
last modified time | relevance | path

Searched defs:IPTXFCR (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MIMXRT685S/
DMIMXRT685S_dsp.h7239 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
DMIMXRT685S_cm33.h11980 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h11244 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h13594 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h18954 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h18936 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h17432 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h20604 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h18629 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h21950 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h21898 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMX8MM6/
DMIMX8MM6_cm4.h19080 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
DMIMXRT1176_cm7.h50272 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member
DMIMXRT1176_cm4.h50269 __IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */ member