Home
last modified time | relevance | path

Searched defs:IPCR (Results 1 – 16 of 16) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/qspi/
Dfsl_qspi.h292 __IO uint32_t IPCR; /*!< IP Configuration Register */ member
/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_QUADSPI.h79 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_QUADSPI.h81 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h18257 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h19230 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK27FA15/
DMK27FA15.h17759 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK28FA15/
DMK28FA15.h17761 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h25101 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h25100 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h46163 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h43990 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h46163 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h46163 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h46163 __IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */ member
/hal_nxp-3.5.0/imx/devices/MCIMX6X/
DMCIMX6X_M4.h30416 …__IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8… member
/hal_nxp-3.5.0/imx/devices/MCIMX7D/
DMCIMX7D_M4.h37614 …__IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8… member