Home
last modified time | relevance | path

Searched defs:IDMACTRL (Results 1 – 25 of 71) sorted by relevance

123

/hal_stm32-3.5.0/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h1187 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l562xx.h1261 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
/hal_stm32-3.5.0/stm32cube/stm32l4xx/soc/
Dstm32l4r5xx.h948 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l4r7xx.h1020 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l4s5xx.h949 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l4q5xx.h1064 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l4p5xx.h1049 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32l4s7xx.h1021 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
/hal_stm32-3.5.0/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h1215 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32u535xx.h1137 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32u575xx.h1204 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32u585xx.h1283 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
/hal_stm32-3.5.0/stm32cube/stm32h7xx/soc/
Dstm32h7b3xx.h1304 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h7a3xx.h1301 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h7b3xxq.h1305 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h7b0xx.h1304 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h7b0xxq.h1305 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h7a3xxq.h1302 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h723xx.h1427 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h730xx.h1430 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h733xx.h1430 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h730xxq.h1431 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
/hal_stm32-3.5.0/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h1177 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h563xx.h1355 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member
Dstm32h573xx.h1432 …__IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 … member

123