Home
last modified time | relevance | path

Searched defs:FDCR (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-3.6.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_CTU.h94 __IO uint16_t FDCR; /**< FIFO DMA Control Register, offset: 0x6C */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2B11A/
DK32L2B11A.h3261 __IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0x8 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2B31A/
DK32L2B31A.h3261 __IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0x8 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2B21A/
DK32L2B21A.h3261 __IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0x8 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM33ZA5/
DMKM33ZA5.h5167 …__IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM34ZA5/
DMKM34ZA5.h5163 …__IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM34Z7/
DMKM34Z7.h5934 __IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0x8 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM35Z7/
DMKM35Z7.h5793 …__IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0… member