Searched defs:DSPCPUCLKDIV (Results 1 – 14 of 14) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/ |
| D | MIMXRT685S_dsp.h | 2736 __IO uint32_t DSPCPUCLKDIV; /**< DSP cpu clock divider, offset: 0x400 */ member
|
| D | MIMXRT685S_cm33.h | 8466 __IO uint32_t DSPCPUCLKDIV; /**< DSP cpu clock divider, offset: 0x400 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/ |
| D | MIMXRT633S.h | 8466 __IO uint32_t DSPCPUCLKDIV; /**< DSP cpu clock divider, offset: 0x400 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/ |
| D | MIMXRT595S_dsp.h | 4126 __IO uint32_t DSPCPUCLKDIV; /**< DSP CPU Clock Divider, offset: 0x400 */ member
|
| D | MIMXRT595S_cm33.h | 10383 __IO uint32_t DSPCPUCLKDIV; /**< DSP CPU Clock Divider, offset: 0x400 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/ |
| D | MIMXRT555S.h | 10382 __IO uint32_t DSPCPUCLKDIV; /**< DSP CPU Clock Divider, offset: 0x400 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/ |
| D | MIMXRT533S.h | 10379 __IO uint32_t DSPCPUCLKDIV; /**< DSP CPU Clock Divider, offset: 0x400 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/ |
| D | MIMXRT798S_hifi4.h | 17453 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| D | MIMXRT798S_cm33_core0.h | 17514 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| D | MIMXRT798S_ezhv.h | 16959 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/ |
| D | MIMXRT735S_ezhv.h | 16959 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| D | MIMXRT735S_cm33_core0.h | 17514 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/ |
| D | MIMXRT758S_cm33_core0.h | 17514 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|
| D | MIMXRT758S_ezhv.h | 16959 __IO uint32_t DSPCPUCLKDIV; /**< VDD2_DSP Clock Divider, offset: 0x440 */ member
|