Home
last modified time | relevance | path

Searched defs:DMA_CITER_ELINKNO_CITER_MASK (Results 1 – 25 of 26) sorted by relevance

12

/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h2367 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h2367 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h3149 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h4643 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h4647 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h3840 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h2025 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h9350 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h1954 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h2025 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h9353 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h8428 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h9357 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h8422 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h9242 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h9987 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h11996 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h15315 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h15297 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h14175 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h17000 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h15364 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h18338 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h18286 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
DMIMXRT1176_cm7.h32189 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) macro

12