Home
last modified time | relevance | path

Searched defs:DCDC_REG1_LP_CMP_ISRC_SEL_MASK (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h8105 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h8823 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h10403 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h10387 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h12671 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h11429 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h12214 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h13040 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h12673 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h13826 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h13900 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h26524 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
DMIMXRT1165_cm7.h26527 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h28534 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
DMIMXRT1166_cm4.h28531 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm7.h26845 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
DMIMXRT1175_cm4.h26842 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h26845 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h28846 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
DMIMXRT1173_cm7.h28849 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm4.h28849 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
DMIMXRT1176_cm7.h28852 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h28852 #define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x1800U) macro