Home
last modified time | relevance | path

Searched defs:DCDC_REG0_PWD_CUR_SNS_CMP_MASK (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h7955 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h8673 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h10253 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h10237 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h12521 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h11279 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h12064 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h12890 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h12523 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h13676 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h13750 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h26409 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
DMIMXRT1165_cm7.h26412 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h28419 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
DMIMXRT1166_cm4.h28416 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm7.h26730 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
DMIMXRT1175_cm4.h26727 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h26730 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h28731 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
DMIMXRT1173_cm7.h28734 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm4.h28734 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
DMIMXRT1176_cm7.h28737 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h28737 #define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U) macro