Home
last modified time | relevance | path

Searched defs:CTRL_1 (Results 1 – 25 of 87) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h9452 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h9452 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h9452 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h9452 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h19874 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
36525 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT758S_hifi1.h19832 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
36463 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT758S_cm33_core0.h32623 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
51734 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT758S_ezhv.h32898 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
51649 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h19832 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
33668 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT735S_cm33_core1.h19874 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
33728 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT735S_ezhv.h32898 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
48911 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT735S_cm33_core0.h32623 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
48935 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h19832 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
36463 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT798S_cm33_core1.h19874 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
36525 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT798S_hifi4.h32558 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
51649 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT798S_cm33_core0.h32623 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
51734 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
DMIMXRT798S_ezhv.h32898 __IO uint32_t CTRL_1; /**< Control Register 1 SFR, offset: 0x4 */ member
51673 __IO uint32_t CTRL_1; /**< MICFIL Control 1, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h12507 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h12507 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h12507 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h12511 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h12511 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h12511 __IO uint32_t CTRL_1; /**< Control Regsiter 1 SFR, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h42368 __IO uint32_t CTRL_1; /**< MICFIL Control register 1, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h42366 __IO uint32_t CTRL_1; /**< MICFIL Control register 1, offset: 0x0 */ member

1234