Home
last modified time | relevance | path

Searched defs:CTRL2_CLR (Results 1 – 25 of 66) sorted by relevance

123

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h1610 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37219 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h1608 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37217 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h1610 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37219 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h1637 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37231 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
DMIMX8MN6_cm7.h1608 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37217 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h1608 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37217 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h1610 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37219 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h1206 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
36051 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h1206 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
36051 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h1206 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
36051 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h1206 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
36051 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h1206 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
36051 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h9529 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h9530 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/imx/devices/MCIMX7D/
DMCIMX7D_M4.h802 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status … member
28055 …__IO uint32_t CTRL2_CLR; /**< eLCDIF General Control2 Register, offs… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
DMIMX8MM6_ca53.h1670 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37929 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h1640 …__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
37920 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h26936 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h27461 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h28983 …__IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x2… member

123