Home
last modified time | relevance | path

Searched defs:CTRL1_CLR (Results 1 – 25 of 60) sorted by relevance

123

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h1606 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31703 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37215 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h1604 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31701 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37213 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h1606 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31703 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37215 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h1633 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31729 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37227 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
DMIMX8MN6_cm7.h1604 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31701 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37213 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h1604 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31701 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37213 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h1606 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
31703 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37215 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h1202 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
29257 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
36047 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h1202 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
29257 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
36047 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h1202 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
29257 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
36047 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h1202 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
29257 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
36047 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h1202 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
29257 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
36047 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/imx/devices/MCIMX7D/
DMCIMX7D_M4.h798 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status … member
20041 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, o… member
28051 …__IO uint32_t CTRL1_CLR; /**< eLCDIF General Control1 Register, offs… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
DMIMX8MM6_ca53.h1666 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33876 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37925 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h1636 …__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Regist… member
33853 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset:… member
37916 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/imx/devices/MCIMX6X/
DMCIMX6X_M4.h14049 …__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, o… member
23910 …__IO uint32_t CTRL1_CLR; /**< eLCDIF General Control1 Register, offs… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h9525 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h9526 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h53346 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
77213 …__IO uint32_t CTRL1_CLR; /**< Temperature Sensor Control Register 1, offse… member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h53876 …__IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x1… member
77715 …__IO uint32_t CTRL1_CLR; /**< Temperature Sensor Control Register 1, offse… member

123