Home
last modified time | relevance | path

Searched defs:CTRL (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_zero_riscy.h623 __IO uint32_t CTRL; /**< ADC Control Register, offset: 0x10 */ member
2367 __IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */ member
3934 __IO uint32_t CTRL; /**< Control Register, offset: 0x10 */ member
5075 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */ member
5492 __IO uint32_t CTRL; /**< FlexIO Control Register, offset: 0x8 */ member
12443 __IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x18 */ member
14460 __I uint32_t CTRL; /**< DWT Control Register, offset: 0x0 */ member
22408 __IO uint32_t CTRL; /**< USB VREG Control Register, offset: 0x0 */ member
28304 __IO uint32_t CTRL; /**< TSM CONTROL, offset: 0x0 */ member
30074 __IO uint32_t CTRL; /**< TX Digital Control, offset: 0x0 */ member
DRV32M1_ri5cy.h652 __IO uint32_t CTRL; /**< ADC Control Register, offset: 0x10 */ member
2584 __IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */ member
4663 __IO uint32_t CTRL; /**< Control Register, offset: 0x10 */ member
5804 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */ member
6130 __IO uint32_t CTRL; /**< FlexIO Control Register, offset: 0x8 */ member
12299 __IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x18 */ member
21580 __IO uint32_t CTRL; /**< USB VREG Control Register, offset: 0x0 */ member
29173 __IO uint32_t CTRL; /**< TSM CONTROL, offset: 0x0 */ member
30943 __IO uint32_t CTRL; /**< TX Digital Control, offset: 0x0 */ member