Home
last modified time | relevance | path

Searched defs:CMDCMP (Results 1 – 4 of 4) sorted by relevance

/hal_ambiq-latest/CMSIS/AmbiqMicro/Include/
Dapollo3.h975 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1038 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1102 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1166 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
5471 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
5521 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
5572 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
5623 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
7373 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
7402 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
[all …]
Dapollo3p.h977 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1040 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1104 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
1168 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
6190 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command complete interrupt … member
6238 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command complete interrupt … member
6287 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command complete interrupt … member
6336 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command complete interrupt … member
8256 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
8285 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
[all …]
Dapollo4b_generic.h17042 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17096 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17151 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17206 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
19531 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19560 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19590 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19620 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
Dapollo4p.h17157 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17207 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17258 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
17309 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Command Complete interrupt. Asserted when th… member
19755 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19786 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19818 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member
19850 …__IOM uint32_t CMDCMP : 1; /*!< [0..0] Transfer complete. Note that DMA and CQ oper… member