Searched defs:CH1STAT_CLR (Results 1 – 11 of 11) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/ |
| D | MIMXRT1011.h | 8292 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/ |
| D | MIMXRT1015.h | 9006 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/ |
| D | MIMXRT1024.h | 10546 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/ |
| D | MIMXRT1021.h | 10566 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/ |
| D | MIMXRT1051.h | 11588 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/ |
| D | MIMXRT1041.h | 12659 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/ |
| D | MIMXRT1052.h | 12373 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/ |
| D | MIMXRT1042.h | 12661 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/ |
| D | MIMXRT1061.h | 13027 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/ |
| D | MIMXRT1064.h | 13891 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/ |
| D | MIMXRT1062.h | 13813 …__IO uint32_t CH1STAT_CLR; /**< DCP channel 1 status register, offset: 0x168… member
|
