Home
last modified time | relevance | path

Searched defs:CFG (Results 1 – 9 of 9) sorted by relevance

/trusted-firmware-m-3.6.0/platform/ext/target/stm/common/stm32l5xx/hal/Inc/
Dstm32l5xx_hal_flash_ex.h174 #define IS_FLASH_CFGPRIVMODE(CFG) (((CFG) == FLASH_PRIV_GRANTED) || \ argument
178 #define IS_FLASH_CFGSECINV(CFG) (((CFG) == FLASH_INV_DISABLE) || \ argument
182 #define IS_FLASH_CFGLVEPIN(CFG) (((CFG) == FLASH_LVE_PIN_CTRL) || \ argument
Dstm32l5xx_hal_flash.h1055 #define IS_OB_WMSEC_CONFIG(CFG) ((((CFG) & 0x1B3U) != 0U) && (((CFG) & 0x3U) != 0U) && (… argument
1062 #define IS_OB_BOOTADDR_CONFIG(CFG) (((CFG) == OB_BOOTADDR_NS0) || ((CFG) == OB_BOOTADDR_NS1… argument
1065 #define IS_OB_BOOTADDR_CONFIG(CFG) (((CFG) == OB_BOOTADDR_NS0) || ((CFG) == OB_BOOTADDR_NS1… argument
/trusted-firmware-m-3.6.0/platform/ext/target/stm/common/stm32u5xx/hal/Inc/
Dstm32u5xx_hal_flash_ex.h212 #define IS_FLASH_BB_EXCLUSIVE(CFG) (((CFG) == FLASH_BB_SEC) || \ argument
215 #define IS_FLASH_CFGPRIVMODE(CFG) (((CFG) & 0xFFFFFFFCU) == 0U) argument
218 #define IS_FLASH_CFGSECINV(CFG) (((CFG) == FLASH_INV_DISABLE) || \ argument
222 #define IS_FLASH_CFGLPM(CFG) (((CFG) == FLASH_LPM_DISABLE) || \ argument
Dstm32u5xx_hal_flash.h1062 #define IS_OB_WMSEC_CONFIG(CFG) ((((CFG) & 0x7F3U) != 0U) && \ argument
1072 #define IS_OB_BOOTADDR_CONFIG(CFG) (((CFG) == OB_BOOTADDR_NS0) || ((CFG) == OB_BOOTADDR_NS1… argument
1075 #define IS_OB_BOOTADDR_CONFIG(CFG) (((CFG) == OB_BOOTADDR_NS0) || ((CFG) == OB_BOOTADDR_NS1… argument
/trusted-firmware-m-3.6.0/platform/ext/target/stm/common/stm32h5xx/hal/Inc/
Dstm32h5xx_hal_flash_ex.h970 #define IS_OB_BOOT_CONFIG(CFG) (((CFG) == OB_BOOT_NS) || ((CFG) == OB_BOOT_SEC)) argument
972 #define IS_OB_BOOT_CONFIG(CFG) ((CFG) == OB_BOOT_NS) argument
978 #define IS_FLASH_BB_EXCLUSIVE(CFG) (((CFG) == FLASH_BB_SEC) || ((CFG) == FLASH_BB_PRIV)) argument
980 #define IS_FLASH_BB_EXCLUSIVE(CFG) ((CFG) == FLASH_BB_PRIV) argument
983 #define IS_FLASH_CFGPRIVMODE(CFG) (((CFG) & 0xFFFFFFFCU) == 0U) argument
986 #define IS_FLASH_CFGSECINV(CFG) (((CFG) == FLASH_INV_DISABLE) || ((CFG) == FLASH_INV_ENABL… argument
/trusted-firmware-m-3.6.0/platform/ext/target/nuvoton/common/bsp/Include/
Dusbd_reg.h109 …__IO uint32_t CFG; /*!< [0x0008] Endpoint Configuration Register … member
/trusted-firmware-m-3.6.0/platform/ext/target/nxp/lpcxpresso55s69/Native_Driver/drivers/
Dfsl_power.c49 __IO uint32_t CFG; /*!< Low Power Mode Configuration, and miscallenous options */ member
/trusted-firmware-m-3.6.0/platform/ext/target/nxp/lpcxpresso55s69/Native_Driver/
DLPC55S69_cm33_core0.h294 __IO uint32_t CFG; /**< ADC Configuration Register, offset: 0x20 */ member
6921 …__IO uint32_t CFG; /**< Configuration register for DMA channel ., ar… member
10659 …__IO uint32_t CFG; /**< Configuration for shared functions., offset:… member
16511 …__IO uint32_t CFG; /**< PUF config register for block bits, offset: … member
20548 __IO uint32_t CFG; /**< SPI Configuration register, offset: 0x400 */ member
25604 …__IO uint32_t CFG; /**< USART Configuration register. Basic USART co… member
30782 …__IO uint32_t CFG; /**< Capture configuration register., offset: 0x8… member
DLPC55S69_cm33_core1.h294 __IO uint32_t CFG; /**< ADC Configuration Register, offset: 0x20 */ member
6921 …__IO uint32_t CFG; /**< Configuration register for DMA channel ., ar… member
10659 …__IO uint32_t CFG; /**< Configuration for shared functions., offset:… member
16511 …__IO uint32_t CFG; /**< PUF config register for block bits, offset: … member
20548 __IO uint32_t CFG; /**< SPI Configuration register, offset: 0x400 */ member
25604 …__IO uint32_t CFG; /**< USART Configuration register. Basic USART co… member
30782 …__IO uint32_t CFG; /**< Capture configuration register., offset: 0x8… member