Home
last modified time | relevance | path

Searched defs:ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (Results 1 – 24 of 24) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506/
DLPC5506.h3893 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h3848 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502CPXXXX/
DLPC5502CPXXXX.h3848 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502/
DLPC5502.h3893 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504CPXXXX/
DLPC5504CPXXXX.h3848 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504/
DLPC5504.h3893 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h3895 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5512/
DLPC5512.h3984 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h3895 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h4974 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h4975 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h4976 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h4977 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5516/
DLPC5516.h3986 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5514/
DLPC5514.h3985 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h4977 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
DLPC55S66_cm33_core0.h4977 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core0.h4976 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
DLPC55S69_cm33_core1.h4976 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h3988 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h3987 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h2149 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h2149 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h2148 #define ANACTRL_XO32M_CTRL_OSC_CAP_IN_MASK (0x7F00U) macro