/* Copyright (c) 2010 - 2025, Nordic Semiconductor ASA All rights reserved. SPDX-License-Identifier: BSD-3-Clause Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. 3. Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ #ifndef NRF_DEVICE_MEM_H_ #define NRF_DEVICE_MEM_H_ #ifndef __DEFAULT_STACK_SIZE #define __DEFAULT_STACK_SIZE 2048 #endif #ifndef __DEFAULT_HEAP_SIZE #define __DEFAULT_HEAP_SIZE 2048 #endif /* Device memory Flash: */ #define NRF_MEMORY_FLASH_BASE 0x00000000 #define NRF_MEMORY_FLASH_SIZE 0x00040000 /* Device memory FICR: */ #define NRF_MEMORY_FICR_BASE 0x10000000 #define NRF_MEMORY_FICR_SIZE 0x00000400 /* Device memory UICR: */ #define NRF_MEMORY_UICR_BASE 0x10001000 #define NRF_MEMORY_UICR_SIZE 0x00000400 /* Device memory RAM: */ #define NRF_MEMORY_RAM_BASE 0x20000000 #define NRF_MEMORY_RAM_SIZE 0x00004000 /* Device memory PeripheralsAPB: */ #define NRF_MEMORY_PERIPHERALSAPB_BASE 0x40000000 #define NRF_MEMORY_PERIPHERALSAPB_SIZE 0x00020000 /* Device memory PeripheralsAHB: */ #define NRF_MEMORY_PERIPHERALSAHB_BASE 0x50000000 #define NRF_MEMORY_PERIPHERALSAHB_SIZE 0x00001000 /* Device memory SystemSFR: */ #define NRF_MEMORY_SYSTEMSFR_BASE 0xE0000000 #define NRF_MEMORY_SYSTEMSFR_SIZE 0x00100000 #endif